Description
A 9 ticks per pair of bits square root extractor built by zPippo
Related Schematics

15 bit 5hz multiplier
It's a 15 bit 5 hz combinational multiplier
redstone
logic
computational
+2 more
Jul 31, 2024

And gate
it's just an and gate
redstone
logic
computational
+2 more
Sep 08, 2024

16-bit Double Density(DD) CCA ALU, Latched
Diagonal DD CCA with intergrated latch to make the ALU effectively 3t *in a pipeline*.3t + 1t latch16-bitALUified
Jul 07, 2025
↵
select
↑↓
navigate
esc
close
5 results
1 plugins loaded