Welcome back

Sign in to upload, comment, and share schematics.

Username & Password

Traditional login

Username
Password

Passwords are managed in-game through our Minecraft authentication server:

  1. 1. In Minecraft, connect to auth.schemat.io.
  2. 2. Run /password <your_password> (shorthand /password).
  3. 3. Come back here and sign in with your username and that password.

Prefer not to bother? Just use Microsoft below no password needed.

Or

Microsoft Account

Recommended

Sign in instantly using your Microsoft account.

Create Account

Microsoft Account

Recommended

Or

Minecraft Auth Server

Alternative method

Step 1: Connect to Server

Launch Minecraft and connect to the server IP:

auth.schemat.io

Step 2: Set Password

In the server chat, run the password command:

/password <password>

Step 3: Account Linked

Your account is linked! Return here and sign in.

Copy Server Address

Copy Command Template

Open Redstone Engineers
Open Redstone Engineers

Open Redstone Engineers

Public 14 Members Created May 2026
Overview Schematics Members 14
Filters, type a prefix or pick one
Tip: hit Enter to search free-text, or Backspace to remove the last filter.
to
Showing 1–6 of 6 schematics
Free List preview
MRD_OG
MRD_OG
Jun 3, 2026

Free List

8-entry Free list, clocked with reset and clock enable line.Mode 1 = alloc, 0 = free

minecraft
redstone
logic
+2
23 0 0 37×11×14
.schem
View Free List
Open
Sequential Double Dabble preview
Nano_
Nano_
Jun 5, 2026

Sequential Double Dabble

It converts binary to bcd

redstone
logic
computational
+1
29 0 0 29×65×25
.schem
View Sequential Double Dabble
Open
Basic RCA ALU example preview
_zebek
_zebek
Jun 1, 2026

Basic RCA ALU example

A Ripple Carry Adder based ALU with following control lines: !A !B FC CIN XOR->OR

boolean
addition
subtraction
+5
17 0 0 18×8×21
.schem
View Basic RCA ALU example
Open
Cursed Register preview
Authors
Imated
MRD_OG

Cursed Register

some weird subtick register

8 0 5 17×6×9
.schem
View Cursed Register
Open
4-Line Direct-Mapped Cache Metadata preview
MRD_OG
MRD_OG
Jun 1, 2026

4-Line Direct-Mapped Cache Metadata

4-Line direct-mapped cache metadata, valid, dirty bit, tag check. 2-bit line index, 3-bit tag, 3 recommended 3 bit offset (8 bit address space)

logic
redstone
computational Details
 +2
9 0 0 18×18×21
.schem
View 4-Line Direct-Mapped Cache Metadata
Open
OREo preview
Nano_
Nano_
May 29, 2026

OREo

It's a cookie

12 0 0 7×22×21
.schem
View OREo
Open