Description
Checks for RAW dependencies between source and destination operands. Each entry holds allows for up to two source operands and one destination operands, with disables available for fine operand control.
5-bit Operands
5 entries
3op, 2op, 1op compatible
(Not a standalone unit, part of issue logic)
Related Schematics

Screen for RAM
Once connected correctly to the RAM, the screen is able to show its contents in a bar style
logic
RAM
display
Apr 08, 2025

WPU3, programmed to run Collatz
My 0.5Hz 8b CPU running the Collatz Conjecture (3n+1)
computational
completed projects
May 31, 2025

A CPU for testing
A 8-bit CPU for testing with ALU, Registers, CU, PC, ROM, 0.158Hz CPU
Oct 06, 2024
↵
select
↑↓
navigate
esc
close
5 results
1 plugins loaded